



Lampiran A Skematik Inverter 5 Tingkat




Lampiran B Pengujian Alat


- a. Dokumentasi Pengujian rancangan gelombang keluaran dengan IC 4017 dan NE555



- b. Dokumentasi Pengujian rancangan gelombang keluaran dengan IC 4017 dan NE555



- c. Lampiran Foto Uji Coba Alat menggunakan beban induktif motor 1 fasa 120 W



- d. Lampiran Foto Uji Coba Alat menggunakan beban induktif Kipas Angin 45 W



e. Lampiran foto pengujian dengan beban resistif dari 40 W- 300 W



Lampiran D Data Sheet Komponen

a. Datasheet IC CD4017



FAIRCHILD
SEMICONDUCTOR™

October 1987
Revised January 1999

CD4017BC • CD4022BC

Decade Counter/Divider with 10 Decoded Outputs • Divide-by-8 Counter/Divider with 8 Decoded Outputs

General Description

The CD4017BC is a 5-stage divide-by-10 Johnson counter with 10 decoded outputs and a carry out bit.

The CD4022BC is a 4-stage divide-by-8 Johnson counter with 8 decoded outputs and a carry-out bit.

These counters are cleared to their zero count by a logical "1" on their reset line. These counters are advanced on the positive edge of the clock signal when the clock enable signal is in the logical "0" state.

The configuration of the CD4017BC and CD4022BC permits medium speed operation and assures a hazard free counting sequence. The 10/8 decoded outputs are normally in the logical "0" state and go to the logical "1" state only at their respective time slot. Each decoded output remains high for 1 full clock cycle. The carry-out signal completes a full cycle for every 10/8 clock input cycles and is used as a ripple carry signal to any succeeding stages.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power: Fan out of 2 driving 74L
TTL compatibility: or 1 driving 74LS
- Medium speed operation: 5.0 MHz (typ.) with 10V V_{DD}
- Low power: 10 μW (typ.)
- Fully static operation

Applications

- Automotive
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering


Ordering Code:

Order Number	Package Number	Package Description
CD4017BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4017BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4017BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4022BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4022BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Connection Diagrams

Pin Assignments for DIP, SOIC and SOP
CD4017B



Top View

Pin Assignments for DIP and SOIC
CD4022B



Top View

CD4017BC • CD4022BC Decade Counter/Divider with 10 Decoded Outputs • Divide-by-8 Counter/Divider with 8 Decoded Outputs

Gambar D.1 Konfigurasi Pin IC CD4017BCN (PDIP 16 Pin)
Sumber: Fairchild Semiconductor, 1999

Absolute Maximum Ratings (Note 1)

(Note 2)

DC Supply Voltage (V_{DD})	$-0.5 V_{DC}$ to $+18 V_{DC}$
Input Voltage (V_{IN})	$-0.5 V_{DC}$ to $V_{DD} + 0.5 V_{DC}$
Storage Temperature (T_S)	-65°C to $+150^{\circ}\text{C}$
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD})	$+3 V_{DC}$ to $+15 V_{DC}$
Input Voltage (V_{IN})	0 to $V_{DD} V_{DC}$
Operating Temperature Range (T_A)	-40°C to $+85^{\circ}\text{C}$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0\text{V}$ unless otherwise specified.

DC Electrical Characteristics (Note 2)


Symbol	Parameter	Conditions	-40°C		$+25^{\circ}$			$+85^{\circ}\text{C}$		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5\text{V}$		20		0.5	20		150	μA
		$V_{DD} = 10\text{V}$		40		1.0	40		300	μA
		$V_{DD} = 15\text{V}$		80		5.0	80		600	μA
V_{OL}	LOW Level Output Voltage	$ I_O < 1.0 \mu\text{A}$								
		$V_{DD} = 5\text{V}$		0.05		0	0.05		0.05	V
		$V_{DD} = 10\text{V}$		0.05		0	0.05		0.05	V
V_{OH}	HIGH Level Output Voltage	$ I_O < 1.0 \mu\text{A}$								
		$V_{DD} = 5\text{V}$	4.95		4.95	5		4.95		V
		$V_{DD} = 10\text{V}$	9.95		9.95	10		9.95		V
V_{IL}	LOW Level Input Voltage	$ I_O < 1.0 \mu\text{A}$								
		$V_{DD} = 5\text{V}, V_O = 0.5\text{V or } 4.5\text{V}$		1.5			1.5		1.5	V
		$V_{DD} = 10\text{V}, V_O = 1.0\text{V or } 9.0\text{V}$		3.0			3.0		3.0	V
V_{IH}	HIGH Level Input Voltage	$ I_O < 1.0 \mu\text{A}$								
		$V_{DD} = 5\text{V}, V_O = 0.5\text{V or } 4.5\text{V}$	3.5		3.5			3.5		V
		$V_{DD} = 10\text{V}, V_O = 1.0\text{V or } 9.0\text{V}$	7.0		7.0			7.0		V
I_{OL}	LOW Level Output Current (Note 3)	$V_{DD} = 5\text{V}, V_O = 0.4\text{V}$	0.52		0.44	0.88		0.36		mA
		$V_{DD} = 10\text{V}, V_O = 0.5\text{V}$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15\text{V}, V_O = 1.5\text{V}$	3.6		3.0	8.8		2.4		mA
I_{OH}	HIGH Level Output Current (Note 3)	$V_{DD} = 5\text{V}, V_O = 4.6\text{V}$	-0.2		-0.16	-0.36		-0.12		mA
		$V_{DD} = 10\text{V}, V_O = 9.5\text{V}$	-0.5		-0.4	-0.9		-0.3		mA
		$V_{DD} = 15\text{V}, V_O = 13.5\text{V}$	-1.4		-1.2	-3.5		-1.0		mA
I_{IN}	Input Current	$V_{DD} = 15\text{V}, V_{IN} = 0\text{V}$		-0.3		-10^{-5}	-0.3		-1.0	μA
		$V_{DD} = 15\text{V}, V_{IN} = 15\text{V}$		0.3		10^{-5}	0.3		1.0	μA

Note 3: I_{OL} and I_{OH} are tested one output at a time.

Gambar D.2 Karakteristik Listrik DC IC CD4017
Sumber: Fairchild Semiconductor, 1999

AC Electrical Characteristics (Note 4)						
$T_A = 25^\circ\text{C}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ k}\Omega$, t_{CL} and $t_{\text{ICL}} = 20\text{ ns}$, unless otherwise specified						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
CLOCK OPERATION						
t_{PHL} , t_{PLH}	Propagation Delay Time Carry Out Line	$V_{\text{DD}} = 5\text{V}$		415	800	ns
		$V_{\text{DD}} = 10\text{V}$		160	320	ns
		$V_{\text{DD}} = 15\text{V}$		130	250	ns
	Carry Out Line	$V_{\text{DD}} = 5\text{V}$	$C_L = 15\text{ pF}$	240	480	ns
		$V_{\text{DD}} = 10\text{V}$		85	170	ns
		$V_{\text{DD}} = 15\text{V}$		70	140	ns
t_{TLH} , t_{THL}	Transition Time Carry Out and Decode Out Lines	$V_{\text{DD}} = 5\text{V}$		500	1000	ns
		$V_{\text{DD}} = 10\text{V}$		200	400	ns
		$V_{\text{DD}} = 15\text{V}$		160	320	ns
	t_{TLH}	$V_{\text{DD}} = 5\text{V}$		200	360	ns
		$V_{\text{DD}} = 10\text{V}$		100	180	ns
		$V_{\text{DD}} = 15\text{V}$		80	130	ns
t_{THL}		$V_{\text{DD}} = 5\text{V}$		100	200	ns
		$V_{\text{DD}} = 10\text{V}$		50	100	ns
		$V_{\text{DD}} = 15\text{V}$		40	80	ns
	Maximum Clock Frequency	$V_{\text{DD}} = 5\text{V}$	Measured with	1.0	2	MHz
		$V_{\text{DD}} = 10\text{V}$	Respect to Carry	2.5	5	MHz
		$V_{\text{DD}} = 15\text{V}$	Output Line	3.0	6	MHz
t_{WL} , t_{WH}	Minimum Clock Pulse Width	$V_{\text{DD}} = 5\text{V}$		125	250	ns
		$V_{\text{DD}} = 10\text{V}$		45	90	ns
		$V_{\text{DD}} = 15\text{V}$		35	70	ns
t_{rCL} , t_{fCL}	Clock Rise and Fall Time	$V_{\text{DD}} = 5\text{V}$			20	μs
		$V_{\text{DD}} = 10\text{V}$			15	μs
		$V_{\text{DD}} = 15\text{V}$			5	μs
t_{SU}	Minimum Clock Inhibit Data Setup Time	$V_{\text{DD}} = 5\text{V}$		120	240	ns
		$V_{\text{DD}} = 10\text{V}$		40	80	ns
		$V_{\text{DD}} = 15\text{V}$		32	65	ns
C_{IN}	Average Input Capacitance			5	7.5	pF
Note 4: AC Parameters are guaranteed by DC correlated testing.						
AC Electrical Characteristics (Note 4)						
$T_A = 25^\circ\text{C}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ k}\Omega$, t_{CL} and $t_{\text{ICL}} = 20\text{ ns}$, unless otherwise specified						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
RESET OPERATION						
t_{PHL} , t_{PLH}	Propagation Delay Time Carry Out Line	$V_{\text{DD}} = 5\text{V}$		415	800	ns
		$V_{\text{DD}} = 10\text{V}$		160	320	ns
		$V_{\text{DD}} = 15\text{V}$		130	250	ns
	Carry Out Line	$V_{\text{DD}} = 5\text{V}$	$C_L = 15\text{ pF}$	240	480	ns
		$V_{\text{DD}} = 10\text{V}$		85	170	ns
		$V_{\text{DD}} = 15\text{V}$		70	140	ns
t_{WL}	Minimum Reset Pulse Width	$V_{\text{DD}} = 5\text{V}$		500	1000	ns
		$V_{\text{DD}} = 10\text{V}$		200	400	ns
		$V_{\text{DD}} = 15\text{V}$		160	320	ns
		$V_{\text{DD}} = 5\text{V}$		200	400	ns
		$V_{\text{DD}} = 10\text{V}$		70	140	ns
		$V_{\text{DD}} = 15\text{V}$		55	110	ns
t_{REM}	Minimum Reset Removal Time	$V_{\text{DD}} = 5\text{V}$		75	150	ns
		$V_{\text{DD}} = 10\text{V}$		30	60	ns
		$V_{\text{DD}} = 15\text{V}$		25	50	ns

Gambar D.3 Karakteristik Listrik AC IC CD4017
Sumber: Fairchild Semiconductor, 1999


Physical Dimensions inches (millimeters) unless otherwise noted

Gambar D.4 Dimensi dan Kemasan IC CD4017BCN (PDIP 16 Pin)
Sumber: Fairchild Semiconductor, 1999

b. Datasheet IC TL494

Pulse-Width-Modulation Control Circuits**TL494****FEATURES**

- Complete PWM Power Control Circuitry
- Uncommitted Outputs for 200 Ma Sink or Source Current
- Output Control Selects Single-Ended or Push-Pull Operation
- Internal Circuitry Prohibits Double Pulse at Either Output
- Variable Dead-Time Provides Control over Total Range
- Internal Regulator Provides a Stable 5-V Reference Supply, 5%
- Circuit Architecture Allows Easy Synchronization

**DESCRIPTION**


The TL494 incorporate on a single monolithic chip all the functions required in the construction of a pulse-width-modulation control. these devices offer the systems engineer the flexibility to tailor the power supply control circuitry to his application.

The TL494 contains an error amplifier, an on-chip adjustable oscillator, a dead-time control comparator, pulse-steering control flip-flop, a 5-volt, 5% precision regulator, and output-control circuit.

The error amplifier exhibits a common-mode voltage range from -0.3 volts to $V_{CC} - 2$ volts. The dead-time control comparator has a fixed offset that provides approximately 5% dead time when externally altered. The on-chip oscillator may be bypassed by terminating R_T (pin 6) to the reference output and providing a sawtooth in put to CT (pin 5), or it may be used to drive the common circuits in synchronous multiple-rail power supplies. The uncommitted output transistors provide either common-emitter or emitter-follower output capability. Each Device provides for push-pull or single-ended output operation, which may be selected through the output-control function. The architecture of these devices prohibits the possibility of either output being pulsed twice during push-pull operation.

ORDERING INFORMATION

Device	Package
TL494D	16 SOP
TL494N	18 DIP

Functional Block Diagram

Mar. 2006-Rev06

145

HTC

Gambar D.5 Konfigurasi Pin dan Diagram Blok IC TL494

Sumber : HTC, 2006

Pulse-Width-Modulation Control Circuits

TL494

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE

Rating	Value	Unit
Supply voltage, V_{CC}	41	V
Amplifier input voltage	$V_{CC} + 0.3$	
Collector output voltage	41	
Collector output current	250	mA
Operating free-air temperature range	0 to 70	°C
Storage temperature range	-65 to 150	
Lead temperature 1,6 mm from case for 10 seconds	260	

RECOMMENDED OPERATING CONDITIONS

Parameter	Value		Unit
	MIN	MAX	
Supply voltage, V_{CC}	7	40	V
Amplifier input voltage, V_I	-0.3	$V_{CC} - 2$	
Collector output voltage, V_O		40	
Collector output current (each transistor)		200	mA
Current into feedback terminal		0.3	
Timing capacitor, C_T	0.47	10000	nF
Timing resistor, R_T	1.8	500	K Ω
Oscillator frequency	1	300	KHz
Operating free-air temperature, T_A	0	70	°C

Electrical characteristics over recommended operating free-air temperature range.

$V_{CC}=15V$, $f=10$ kHz(unless otherwise noted).

Parameter	Test Conditions*	Value			Unit
		MIN	TYP**	MAX	
Output voltage (V_{ref})	$I_O = 1$ mA	4.75	5	5.25	V
Input regulation	$V_{CC} = 7V$ to $40V$		2	25	mV
Output regulation	$I_O = 1$ mA to 10 mA		1	15	
Output voltage change with temperature	$T_A = \text{MIN to MAX}$		0.2	1	%
Short-circuit output current***	$V_{ref} = 0$		35		mA

Oscillator section (See Figure 1)

Parameter	Test Conditions*	Value			Unit
		MIN	TYP**	MAX	
Frequency	$C_T=0.01\mu F$, $R_T=12K\Omega$		10		KHz
Standard deviation of frequency****	All values of V_{CC} , C_T , R_T , and T_A constant		10		%
Frequency change with voltage	$V_{CC}=7V$ to $40V$, $T_A=25^\circ C$		0.1		
Frequency change with temperature****	$C_T=0.01\mu F$, $R_T=12K\Omega$, $T_A = \text{MIN to MAX}$			1	

Gambar D.6 Karakteristik Batas Operasi IC TL494

Sumber : HTC, 2006

Pulse-Width-Modulation Control Circuits

TL494

Electrical characteristics over recommended operating free-air temperature range,
 $V_{CC}=15V$, $f=10kHz$ (unless otherwise noted)

Amplifier section (See Figure 2)

SYMBOL	TEST CONDITIONS	MIN.	TYP**	MAX.	UNIT
Input offset voltage	$V_o(\text{pin } 3)=2.5V$		2	10	mV
Input offset current	$V_o(\text{pin } 3)=2.5V$		25	250	nA
Input bias current	$V_o(\text{pin } 3)=2.5V$		0.2	1	μA
Common-mode input voltage range	$V_{CC} = 7V \text{ to } 40V$	-0.3~-2			V
Open-loop voltage amplification	$V_o=3V$, $R_L=2K\Omega$, $V_o=0.5\sim 3.5V$	70	95		dB
Unity-gain bandwidth	$V_o=0.5\sim 3.5V$, $R_L=2K\Omega$		800		kHz
Common-mode rejection ratio	$V_o=40V$, $T_A=25^\circ C$	65	80		dB
Output sink current (pin 3)	$V_{ID}=-15mV\sim -5V$, $V_{(pin3)}=0.7V$	0.3	0.7		mA
Output source current (pin 3)	$V_{ID}=15mV\sim 5V$, $V_{(pin3)}=3.5V$	-2			mA

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

** All typical values except for parameter changes with temperature are at $T_A=25^\circ C$

*** Duration of the short-circuit should not exceed one second.

**** Standard deviation is a measure of the statistical distribution about the mean as derived from the formula.

***** Temperature coefficient of timing capacitor and timing resistor not taken into account.

Output section

PARAMETER	TEST CONDITIONS	MIN.	TYP*	MAX.	UNIT
Collector off-state current	$V_{CE}=40V$, $V_{CC}=40V$		2	100	μA
Emitter off-state current	$V_{CC}=V_{CE}=40V$, $V_E=0$			-100	μA
Collector-emitter saturation voltage	Common-emitter $V_E=0$, $I_C=200mA$		1.1	1.3	V
	Emitter-follower $V_C=15V$, $I_E=-200mA$		1.5	2.5	V
Output control input current	$V_I=V_{ref}$			3.5	mA

Dead-time control-section (See Figure 1)

PARAMETER	TEST CONDITIONS	MIN.	TYP*	MAX.	UNIT
Input bias current(pin4)	$V_I=0 \text{ to } 5.25V$		-2	-10	μA
Maximum duty cycle, each output	$V_{I(pin4)}=0$, $C_T=0.1\mu F$, $R_T=12K\Omega$		45		%
Input threshold voltage(pin 4)	Zero duty cycle		3	3.3	V
	Maximum duty cycle	0			V

PWM comparator section (See Figure 1)

PARAMETER	TEST CONDITIONS	MIN.	TYP*	MAX.	UNIT
Input threshold voltage (pin3)	Zero duty cycle		4	4.5	V
Input sink current (pin 3)	$V(\text{pin3}) = 0.7V$	0.3	0.7		mA

Total device

PARAMETER	TEST CONDITIONS	MIN.	TYP*	MAX.	UNIT
Standby supply current	Pin 6 at V_{ref} , all other inputs and outputs open	$V_{CC}=15V$	6	10	mA
		$V_{CC}=40V$	9	15	
Average supply current	$V_I(\text{pin } 4)=2V$		7.5		


Gambar D.7 Karakteristik Listrik IC TL494
 Sumber : HTC, 2006

Pulse-Width-Modulation Control Circuits

TL494

Switching characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN.	TYP*	MAX.	UNIT
Output voltage rise time	Common-emitter configuration		100	200	ns
Output voltage fall time			25	100	
Output voltage rise time	Emitter-follower configuration		100	200	
Output voltage fall time			40	100	


* All typical values except for temperature coefficient are at $T_A = 25^\circ\text{C}$ 

Mar. 2006-Rev06

HTC

Gambar D.8 Karakteristik Switching IC TL494
Sumber : HTC, 2006

c. Datasheet IRFZ44N



Gambar D.9 Konfigurasi Pin dan Batas Maksimum MOSFET IRFZ44N
Sumber: Suntac Electronic Corp, t.t.

ORDERING INFORMATION

Part Number	Package
IRFZ44N	TO-220






ELECTRICAL CHARACTERISTICSUnless otherwise specified, $T_J = 25^\circ\text{C}$.

Characteristic		Symbol	Min	Typ	Max	Units
OFF Characteristics						
Drain-to-Source Breakdown Voltage ($V_{GS} = 0\text{ V}$, $I_D = 250\text{ }\mu\text{A}$)		V_{OSS}	55			V
Breakdown Voltage Temperature Coefficient (Reference to 25°C , $I_D = 1\text{ mA}$)		$\Delta V_{OSS}/\Delta T_J$		0.058		V/°C
Drain-to-Source Leakage Current ($V_{DS} = 55\text{ V}$, $V_{GS} = 0\text{ V}$, $T_J = 25^\circ\text{C}$) ($V_{DS} = 44\text{ V}$, $V_{GS} = 0\text{ V}$, $T_J = 150^\circ\text{C}$)		I_{DSS}			25 250	μA
Gate-to-Source Forward Leakage ($V_{GS} = 20\text{ V}$)		I_{GSS}			100	nA
Gate-to-Source Reverse Leakage ($V_{GS} = -20\text{ V}$)		I_{GSS}			-100	nA
ON Characteristics						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$)		$V_{GS(th)}$	2.0		4.0	V
Static Drain-to-Source On-Resistance (Note 4) ($V_{DS} = 10\text{ V}$, $I_D = 25\text{ A}$)		$R_{DS(on)}$			17.5	m Ω
Forward Transconductance ($V_{DS} = 25\text{ V}$, $I_D = 25\text{ A}$) (Note 4)		g_{fs}	19			S
Dynamic Characteristics						
Input Capacitance	$(V_{DS} = 25\text{ V}$, $V_{GS} = 0\text{ V}$, $f = 1.0\text{ MHz}$)	C_{iss}		1470		pF
Output Capacitance		C_{oss}		360		pF
Reverse Transfer Capacitance		C_{rss}		88		pF
Total Gate Charge		Q_g		63		nC
Gate-to-Source Charge		Q_{gs}		14		nC
Gate-to-Drain ("Miller") Charge		Q_{gd}		23		nC
Resistive Switching Characteristics						
Turn-On Delay Time	$(V_{DD} = 28\text{ V}$, $I_D = 25\text{ A}$, $V_{GS} = 10\text{ V}$, $R_G = 12\Omega$) (Note 4)	$t_{d(on)}$		12		ns
Rise Time		t_{ras}		60		ns
Turn-Off Delay Time		$t_{d(off)}$		44		ns
Fall Time		t_{fal}		45		ns
Source-Drain Diode Characteristics						
Continuous Source Current (Body Diode)	Integral pn-diode in MOSFET (Note 1)	I_S			50	A
Pulse Source Current (Body Diode)		I_{SM}			160	A
Diode Forward On-Voltage	$(I_S = 25\text{ A}$, $V_{GS} = 0\text{ V}$) (Note 4)	V_{SD}			1.3	V
Reverse Recovery Time	$(I_F = 25\text{ A}$, $V_{GS} = 0\text{ V}$,	t_r		63	95	ns
Reverse Recovery Charge	$dI/d_t = 100\text{ A}/\mu\text{s}$) (Note 4)	Q_{rr}		170	260	nC







Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 1)
- ② Essentially independent of operating temperature
- ③ $I_{SD} \leq 25\text{ A}$, $dI/dt \leq 230\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{BRDSS}$, $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.

Gambar D.10 Karakteristik Listrik MOSFET IRFZ44N
Sumber: Suntac Electronic Corp, t.t.



Gambar D.11 Karakteristik Termal dan Output MOSFET IRFZ44N
Sumber: Suntac Electronic Corp, t.t.

Figure 11. Typical Breakdown Voltage vs Junction Temperature

Figure 12. Typical Threshold Voltage vs Junction Temperature

Figure 13. Maximum Forward Bias Safe Operating Area

Figure 14. Typical Capacitance vs Drain-to-Source Voltage

Figure 15. Typical Gate Charge vs Gate-to-Source Voltage

Figure 16. Typical Body Diode Transfer Characteristics


Gambar D.12 Karakteristik Switching dan Dioda MOSFET IRFZ44N
 Sumber: Suntac Electronic Corp, t.t.

d. Datasheet IRFZ44N



NE555 SA555 - SE555

General-purpose single bipolar timers


Features

- Low turn-off time
- Maximum operating frequency greater than 500 kHz
- Timing from microseconds to hours
- Operates in both astable and monostable modes
- Output can source or sink up to 200 mA
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C

Description

The NE555, SA555, and SE555 monolithic timing circuits are highly stable controllers capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor.

The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200 mA.



Gambar D.13 Konfigurasi Pin IC NE555

Sumber: STMicroelectronics, 2012

1 Schematic diagrams

Figure 1. Block diagram





Figure 2. Schematic diagram



Gambar D.14 Diagram Blok dan Skematik Internal IC NE555
Sumber: STMicroelectronics, 2012

2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	18	V
I_{OUT}	Output current (sink & source)	± 225	mA
R_{thja}	Thermal resistance junction to ambient ⁽¹⁾ DIP8 SO-8	85 125	°C/W
R_{thjc}	Thermal resistance junction to case ⁽¹⁾ DIP8 SO-8	41 40	°C/W
ESD	Human body model (HBM) ⁽²⁾	1000	V
	Machine model (MM) ⁽³⁾	100	
	Charged device model (CDM) ⁽⁴⁾	1500	
	Latch-up immunity	200	mA
T_{LEAD}	Lead temperature (soldering 10 seconds)	260	°C
T_j	Junction temperature	150	°C
T_{stg}	Storage temperature range	-65 to 150	°C

1. Short-circuits can cause excessive heating. These values are typical.

2. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

3. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.

4. Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage NE555 SA555 SE555	4.5 to 16 4.5 to 16 4.5 to 18	V
$V_{th}, V_{trig},$ V_{cl}, V_{reset}	Maximum input voltage	V_{CC}	V
I_{OUT}	Output current (sink and source)	± 200	mA
T_{oper}	Operating free air temperature range NE555 SA555 SE555	0 to 70 -40 to 105 -55 to 125	°C

Gambar D.15 Batas Maksimum Operasi IC NE555

Sumber: STMicroelectronics, 2012

3 Electrical characteristics

Table 3. $T_{amb} = +25^{\circ}C$, $V_{CC} = +5V$ to $+15V$ (unless otherwise specified)

Symbol	Parameter	SE555			NE555 - SA555			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I_{CC}	Supply current ($R_L = \infty$)							
	Low state $V_{CC} = +5V$		3	5		3	6	mA
	High state $V_{CC} = +5V$		10	12		10	15	
	Timing error (monostable) ($R_A = 2k\Omega$ to $100k\Omega$, $C = 0.1\mu F$)							
	Initial accuracy ⁽¹⁾		0.5	2		1	3	%
	Drift with temperature		30	100		50		ppm/ $^{\circ}C$
	Drift with supply voltage		0.05	0.2		0.1	0.5	%/V
	Timing error (astable) ($R_A, R_B = 1k\Omega$ to $100k\Omega$, $C = 0.1\mu F$, $V_{CC} = +15V$)							
	Initial accuracy ⁽¹⁾		1.5			2.25		%
	Drift with temperature		90			150		ppm/ $^{\circ}C$
	Drift with supply voltage		0.15			0.3		%/V
V_{CL}	Control voltage level							
	$V_{CC} = +15V$ $V_{CC} = +5V$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V
V_{th}	Threshold voltage							
	$V_{CC} = +15V$ $V_{CC} = +5V$	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	V
I_{th}	Threshold current ⁽²⁾		0.1	0.25		0.1	0.25	μA
V_{trig}	Trigger voltage							
	$V_{CC} = +15V$ $V_{CC} = +5V$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	V
I_{trig}	Trigger current ($V_{trig} = 0V$)		0.5	0.9		0.5	2.0	μA
V_{reset}	Reset voltage ⁽³⁾	0.4	0.7	1	0.4	0.7	1	V
I_{reset}	Reset current							
	$V_{reset} = +0.4V$ $V_{reset} = 0V$		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	mA
V_{OL}	Low level output voltage							
	$V_{CC} = +15V$ $I_{O(sink)} = 10mA$		0.1	0.15		0.1	0.25	V
	$I_{O(sink)} = 50mA$		0.4	0.5		0.4	0.75	
	$I_{O(sink)} = 100mA$		2	2.2		2	2.5	
	$I_{O(sink)} = 200mA$		2.5			2.5		
	$V_{CC} = +5V$ $I_{O(sink)} = 8mA$		0.1	0.25		0.3	0.4	
	$I_{O(sink)} = 5mA$		0.05	0.2		0.25	0.35	


Gambar D.16 Karakteristik Listrik IC NE555

Sumber: STMicroelectronics, 2012

4.3 Pulse width modulator

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. *Figure 18* shows the circuit.


Figure 18. Pulse width modulator



4.4 Linear ramp

When the pull-up resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. *Figure 19* shows a circuit configuration that will perform this function.

Figure 19. Linear ramp



Gambar D.17 Rangkaian PWM Menggunakan IC NE555
Sumber: STMicroelectronics, 2012

5.1 DIP8 package information

Figure 22. DIP8 package mechanical drawing




Table 4. DIP8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			5.33			0.210
A1	0.38			0.015		
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36	0.46	0.56	0.014	0.018	0.022
b2	1.14	1.52	1.78	0.045	0.060	0.070
c	0.20	0.25	0.36	0.008	0.010	0.014
D	9.02	9.27	10.16	0.355	0.365	0.400
E	7.62	7.87	8.26	0.300	0.310	0.325
E1	6.10	6.35	7.11	0.240	0.250	0.280
e		2.54			0.100	
eA		7.62			0.300	
eB			10.92			0.430
L	2.92	3.30	3.81	0.115	0.130	0.150

Gambar D.18 Dimensi Kemasan DIP8 IC NE555

Sumber: STMicroelectronics, 2012



Lampiran E Formulir Bimbingan



**KEMENTERIAN PENDIDIKAN, KEBUDAYAAN,
RISET, DAN TEKNOLOGI**
UNIVERSITAS PENDIDIKAN GANESHA
FAKULTAS TEKNIK DAN KEJURUAN
Alamat : Jalan Udayana No. 11 Singaraja
Telepon-Fax: (0362) 22570 Kode Pos. 81116
Website : www.undiksha.ac.id



FORMULIR BIMBINGAN TUGAS AKHIR

Nama	:	I Gede Haris Sandiana
Nim	:	22551004 2255021004
Prodi	:	D4 Teknologi Rekayasa Sistem Elektronika
Pembimbing	:	Ketut Udy Ariawan, S.T.,M.T
Judul	:	Rancang Bangun Inverter Satu Fasa Lima Level Berbasis PWM Untuk Perahu Nelayan Tradisional
Pembahasan Mahasiswa : Mengingat Membahas tentang tata letak penulisan, tata letak tabel, gambar, dll		
Pembahasan Pembimbing : Membimbing supaya sesuai dengan aturan yang ditetapkan atau panduan yg diberikan baik penulisan, gambar, tabel, kata, margin dll.		
Hari/Tgl	TTD Mahasiswa	TTD Pembimbing
Senin, 2 Juli 2025	 I Gede Haris Sandiana	 Ketut Udy Ariawan, S.T.,M.T NIP.197901233010121001



KEMENTERIAN PENDIDIKAN, KEBUDAYAAN,
RISET, DAN TEKNOLOGI
UNIVERSITAS PENDIDIKAN GANESHA
FAKULTAS TEKNIK DAN KEJURUAN

Alamat : Jalan Udayana No. 11 Singaraja
Telepon-Fax: (0362) 22570 Kode Pos. 81116
Website : www.undiksha.ac.id



FORMULIR BIMBINGAN TUGAS AKHIR

Nama	:	I Gede Haris Sandiana
Nim	:	2255621004
Prodi	:	Teknologi Rekayasa Sistem Elektronika
Pembimbing	:	I Gede Nurhayata, S.T., M.T.
Judul	:	Rancang Bangun Inverter 1 fasa 5 level Berbasis PWM untuk Perahu Nelayan Tradisional
Pembahasan Mahasiswa : - Melakukan Revisi Bab 2 dan 3 - Menambahkan tabel hasil pengujian inverter - Menambahkan data dengan grafik		
Pembahasan Pembimbing : - Topologi terhadap inverter 5 level sudah dijelaskan di bab 2, lanjut bab 4 - Hasil uji sudah lengkap dengan tabel dan grafik		
Hari/Tgl	TDD Mahasiswa	TDD Pembimbing
Senin, 29 Desember 2025 Senin 28 Desember 2025	 I Gede Haris Sandiana	 I Gede Nurhayata, S.T., M.T.



KEMENTERIAN PENDIDIKAN, KEBUDAYAAN,
RISET, DAN TEKNOLOGI
UNIVERSITAS PENDIDIKAN GANESHA
FAKULTAS TEKNIK DAN KEJURUAN

Alamat : Jalan Udayana No. 11 Singaraja
Telepon-Fax: (0362) 22570 Kode Pos. 81116
Website : www.undiksha.ac.id



FORMULIR BIMBINGAN TUGAS AKHIR

Nama	:	I Gede Haris Sandiana
Nim	:	2255021001 2255021004
Prodi	:	D4 Teknologi Rekayasa Sistem Elektronika
Pembimbing	:	Ketut Udy Ariawan, S.T., M.T
Judul	:	Rancang Bangun Inverter Satu Fasa Lima Level Berbasis PWM Untuk Perahu Nelayan Tradisional
Pembahasan Mahasiswa : - Pembuatan desain rancangan alat dan menentukan ukuran box box alat - Penambahan keverensi yang relevan		
Pembahasan Pembimbing : - Membahas rancangan dan desain alat supaya lebih terstruktur baik penempatan maupun ukuran ukuran dari box alat. - Membahas pencarian keverensi yang Relevan dan sesuai		
Hari/Tgl	TTD Mahasiswa	TTD Pembimbing
Senin, 5 Januari 2026	 I Gede Haris Sandiana	 Ketut Udy Ariawan, S.T., M.T NIP.197901232010121001



KEMENTERIAN PENDIDIKAN, KEBUDAYAAN,
RISET, DAN TEKNOLOGI
UNIVERSITAS PENDIDIKAN GANESHA
FAKULTAS TEKNIK DAN KEJURUAN

Alamat : Jalan Udayana No. 11 Singaraja
Telepon-Fax: (0362) 22570 Kode Pos. 81116
Website : www.undiksha.ac.id



FORMULIR BIMBINGAN TUGAS AKHIR

Nama	:	I Gede Haris Sandana
Nim	:	2255021004
Prodi	:	Teknologi Rekayasa Sistem Elektronika
Pembimbing	:	I Gede Nurhayata, S.T.,M.T.
Judul	:	Rancang Bangun Inverter Satu Fasa Lima Level Berbasis PWM untuk Perahu Nelayan Tradisional
Pembahasan Mahasiswa : Pembuatan penempatan Membahas Penempatan Rancangan Alat, Box Alat supaya dan penempatan per blok komponen		
Pembahasan Pembimbing : Membahas penempatan /rancangan Alat supaya alat lebih praktis dan rapi. Dan jika dijadikan Media pembelajaran mudah dipahami untuk mahasiswa lain.		
Hari/Tgl	TDD Mahasiswa	TDD Pembimbing
Senin, 5 Januari 2016	 I Gede Haris Sandana	 I Gede Nurhayata, S.T.,M.T.

RIWAYAT HIDUP



I Gede Haris Sandiana, lahir di Panji Anom, 13 April 2004. Penulis lahir dari pasangan suami istri Bapak Ketut Joniarka dan Ibu Ni Ketut Sujani. Penulis berkebangsaan Indonesia dan beragama Hindu. Kini penulis beralamat di Jalan Banjar Dinas Abasan RT 02 Desa Panji Anom, Kecamatan Buleleng, Kabupaten Buleleng, Provinsi Bali.

Penulis menyelesaikan pendidikan di SD Negeri 1 Panji Anom, dan lulus pada tahun 2016. Kemudian penulis melanjutkan di SMP Negeri 4 Singaraja, dan lulus pada tahun 2019. Pada tahun 2022, penulis lulus dari SMK N 3 Singaraja jurusan Teknik Mesin dan melanjutkan ke Diploma IV Program Studi Teknologi Rekayasa Sistem Elektronika di Universitas Pendidikan Ganesha. Penulis sampai saat ini masih mengerjakan Tugas Akhir yang berjudul “Rancang Bangun Inverter Satu Fasa Lima Level Berbasis PWM untuk Perahu Nelayan Tradisional”.

PERNYATAAN KEASLIAN TULISAN

Dengan ini saya menyatakan bahwa karya tulis yang berjudul “Rancang Bangun Inverter Satu Fasa Lima Level Berbasis PWM untuk Perahu Nelayan Tradisional” beserta seluruh isinya adalah benar-benar karya sendiri dan saya tidak melakukan penjiplakan dan pengutipan dengan cara-cara yang tidak sesuai dengan etika yang berlaku dalam masyarakat keilmuan. Atas pernyataan ini, saya siap menanggung risiko/sanksi yang dijatuhkan kepada saya apabila kemudian ditemukan adanya pelanggaran atas etika keilmuan dalam karya saya ini atau ada klaim terhadap keaslian karya saya ini.

Singaraja,

Yang membuat pernyataan,

I Gede Haris Sandiana

NIM. 2255021004